2

3

1

2

## WHAT IS CLAIMED IS:

1	1.	A caching system, comprising:	
2	a tail FIFO memory having a tail input to receive incoming data and a tail output		
3	to output the incoming data;		
4	a memory having a memory input and a memory output, the memory input is		
5	coupled to the tail output and the memory is operable to store the incoming data that is		
6	output from the tail output, and wherein the memory is operable to output the stored data		
7	at the memory output;		
8	a multiplexer having first and second multiplexer inputs coupled to the tail output		
9	and the memory output, respectively, the multiplexer having a control input to select one		
10	of the multiplexer inputs to coupled to a multiplexer output;		
11	a head FIFO memory having a head input coupled to the multiplexer output to		
12	receive the incoming data, and a head output to output the incoming data; and		
13	a controller coupled to the tail FIFO, the head FIFO, and the memory and		
14	operable to transfer one or more blocks of the incoming data having a selected block size		
15	from the tail FIFO to the memory and from the memory to the head FIFO, wherein the		
16	selected block size provides a selected memory transfer efficiency level.		
1	2.	The system of claim 1, wherein the head FIFO further comprises a head	
2	fill indicator coupled to the controller to indicate a fill characteristic of the head FIFO.		
1	3.	The system of claim 2, wherein the controller transfers the one or more	
2		·	
	blocks of the incoming data having the selected block size from the tail FIFO to the		
3	memory base	d on the head fill indicator.	
1	4.	The system of claim 2, wherein the controller transfers the one or more	

- 4. The system of claim 2, wherein the controller transfers the one or more blocks of the incoming data having the selected block size from the memory to the head FIFO based on the head fill indicator.
- 5. The system of claim 1, wherein the tail FIFO further comprises a tail fill indicator coupled to the controller to indicate a fill characteristic of the tail FIFO.

1

2

3

4

1

2

3

1

2

1

2

1

2

3

1	6.	The system of claim 5, wherein the controller transfers the one or more
2	blocks of the	incoming data having the selected block size from the tail FIFO to the
3	memory base	d on the tail fill indicator.

- 7. The system of claim 1, wherein the incoming data comprises data frames of varying length and where the one or more blocks are defined to include data from one or more of the data frames, and wherein a selected block may contain data from two or more data frames.
- 8. The system of claim 1, wherein the controller includes a control output coupled to the control input of the multiplexer, wherein the controller is operable to control which of the multiplexer inputs is coupled to the multiplexer output.
- 9. The system of claim 1, wherein a data path to the memory is wider than a width characteristic of the tail FIFO.
- 10. A method for implementing a caching system, the method comprising steps of:
- 3 receiving data at a tail FIFO memory;
- 4 selecting an efficiency level for operating a memory interface;
- 5 determining a selected block size to support the efficiency level;
- transferring one or more blocks of the data having the selected block size from the tail FIFO memory to a head FIFO memory when the head FIFO is within a first fill level, wherein the head FIFO memory includes an output to output the data;
- transferring the one or more blocks of the data having the selected block size, from the tail FIFO to a memory via the memory interface, when the head FIFO is within a second fill level;
- transferring the one or more blocks of data from the memory to the head FIFO when the head FIFO is within a third fill level.
  - 11. The method of claim 10, wherein the data comprises data frames of varying length, and the method further comprises a step of defining the one or more blocks of data having the selected block size to include data from one or more of the data

- 4 frames, and wherein a selected block of data may include data from two or more data
- 5 frames.